A novel sensing structure and realization method is proposed for complementary metal-oxide semiconductor (CMOS) compatible thermoelectric uncooled infrared microsensors. The structure enables high sensitivity and excellent thermal isolation in sensor pixels with small dimensions suitable for two-dimensional thermal imaging. Front-side dry micromachining allows fast CMOS post-processing, small pixel pitch and integration with on-chip CMOS readout. Prototype sensors with an area of 70 × 70 µm 2 achieved a measured noise equivalent power of 0.36 nW Hz −1/2 and a response time of 3 ms.
Introduction
Integrated micromachined thermoelectric sensors are one of the candidates for uncooled infrared (IR) thermal sensors and imagers [1] [2] [3] . Micromachined thermal sensors are revolutionizing IR imaging with uncooled thermal sensors. This is achieved by the realization of two-dimensional (2D) arrays of low-cost micromachined sensor pixels with very small thermal conductance as well as thermal capacitance that yield high sensitivity and a response fast enough for imaging [4, 5] . A comprehensive comparison between the different thermal sensors, i.e. bolometers, pyroelectric and thermoelectric sensors, is beyond the scope of this paper. However, thermocouples have some inherent advantages, including low power consumption, no 1/f noise and less stringent requirements for controlling the chip operating temperature [6, 7] . The thermoelectric sensors are constructed of one or more thermocouples that respond with spontaneous voltage to temperature differences induced by absorbed IR radiation. In order to allow temperature differences to develop, the 'hot' contact of the thermocouples has to be thermally isolated from the 'cold' contact heat sink. Such thermal isolation can be obtained in thin-film thermocouples fabricated on silicon substrates by the micromachining of the substrate below the 'hot' contacts. If complementary metaloxide semiconductor (CMOS) circuits are also realized on the same substrate, whole microsystems can be fabricated monolithically.
Since thermoelectric sensors can be realized using standard CMOS layers, they have the best compatibility with CMOS technology and therefore have the potential of achieving low-cost uncooled thermal imagers. Traditional designs of CMOS compatible thermoelectric sensors suffered from two main shortcomings. One disadvantage is the relatively small signal. In order to increase the signal several thermocouples are connected in series to form a thermopile [8, 9] . This, however, reduces the achievable thermal resistance and thus performance. The second disadvantage is the problematic realization of 2D arrays of sensors. Using the CMOS layers as the sensor material limits processing mainly to bulk micromachining. Wet bulk micromachining can be done either from the back or from the front of the chip. Wet micromachining from the back limits the pitch of the array to values too high for 2D imaging, because of the angle of the anisotropic etch. Wet micromachining done from the front is more harmful to the CMOS circuits and to the released structures due to capillary forces and the stiction problem [13] . As opposed to traditional micromachining methods that used wet anisotropic etching processes for silicon bulk micromachining [2, 3, [6] [7] [8] [9] [10] , this paper presents a dry micromachining technique for the release of thermally isolated thermocouples, which is new for this application. The silicon bulk is used as a sacrificial layer and structures made of CMOS processed thin films constitute the sensors. This technique allows better yield [13] and better thermal isolation in small pixels. Uncooled IR sensors have been realized, integrated in standard CMOS chips using this technique and tested. 
Sensor structure
The novel sensor structure, as depicted in figure 1 , is based upon a spiral, which is the way of achieving the longest and yet narrowest structure in a given square area. This results in the highest thermal resistance possible and therefore the largest signal. The fact that the structure is narrow allows fast underetching using isotropic dry reactive ion etching (RIE) of the silicon bulk. In the areas around the structure, the silicon bulk is exposed during the CMOS processing. The structure is made of CMOS processed dielectric layers as well as n-polysilicon and aluminium conductors that constitute the thermocouple. Since the process is fully integrated in a CMOS chip, the voltage signal can be amplified and signal processed on-chip.
Analysis
If we assume that the sensor is encapsulated in moderate vacuum conditions of the order of 10 mTorr, heat conduction through gas is negligible. As long as the total length of the spiral is less than about 10 mm, the dominant heat transport is through the spiral material itself and not through radiation. In this case, the thermal balance of the structure can be modelled as a one-dimensional (1D) heat equation. Of the different sensor materials, aluminium contributes most of the heat conduction, and the resulting voltage responsivity of the sensor is given approximately by:
where α 12 is the effective Seebeck coefficient of the thermocouple, ε 1 is the top surface emissivity, L d is the total length, FF is the pixel fill-factor (the ratio of the sensitive and the total areas of the pixel) [7] , and κ 2 , t 2 and w 2 are the thermal conductance, thickness and width, respectively, of the aluminium lead. Most of the thermal capacity of the structure is contributed by the dielectric layers of the CMOS process. A distributed analysis of the structure as a 1D time-dependent heat equation yields a dominant approximate response time of:
where r d , c d , t d and w d are the effective density, specific heat, thickness and width of the dielectric layer sandwich.
The dominant noise source in the sensor is the Johnson noise of the thermocouple, which limits the noise equivalent power (NEP) of the sensor to:
where R s1 and w 1 are the sheet resistance and width of the polysilicon lead and B is the bandwidth.
Experimental details
The process flow for the preparation of the sensors is shown schematically in figure 2 . The layout of the designed sensors was submitted for fabrication in the 2 µm ORBIT process through the metal-oxide semiconductor implementation service (MOSIS) [11] . This process is a standard N-well CMOS process aimed at analogue low noise applications. We used the first polysilicon layer and the first aluminium metallization layer to realize the thermocouples, and the standard dielectric layers of the process were used for isolation.
In the areas used for underetching, the silicon bulk was exposed using a combination of no-glass, via, contact and active masks. RIE of SF 6 /O 2 was used without an additional mask in order to underetch the suspended structures. The dry RIE process for etching the sacrificial silicon bulk was isotropic using a flow of SF 6 (20 sccm) and O 2 (5 sccm) at a pressure of 100 mTorr and a power of 100 W. Due to the small width of the structures, etching times of 10-15 min were sufficient. The sensors were then deposited with gold-black [12] through a metal mask in order to enhance the absorption. In this process gold is thermally evaporated under poor vacuum conditions (0.1-1 Torr of nitrogen). This results in a porous layer that absorbs radiation using multiple reflections that do not allow radiation to be reflected back. A typical result of the process can be seen in figure 3 . Internal stress in the CMOS layers causes some curling of the structure, but none of the structures broke during processing or subsequent handling.
The fabricated sensors were bonded and packaged for testing in a Dewar that was then evacuated to a pressure of 8 × 10 −5 Torr. The Dewar had a ZnSe window with 70% average transmission of radiation wavelength between 0.5 and 15 µm. The sensors were characterized for their IR response using a set-up comprising a black body (1000 K), a mechanical chopper and a lock-in amplifier to measure the response at different chopping frequencies. The responsivity of the sensors was evaluated by measuring the response for different radiation powers by changing the black body aperture radii and distance from the sensor. Figure 4(a) shows the power response of a 70 × 70 µm 2 pixel, with a responsivity of 18.1 V W −1 .
The response time was evaluated by measuring the response for different chopping frequencies and determining the cut-off frequency. Figure 4(b) shows the frequency response of the same pixel, corresponding to a response time of about 3 ms. By measuring the noise as well, the NEP of the sensor was determined to be 0.36 nW Hz −1/2 .
Summary
CMOS compatible thermoelectric IR sensors with a novel structure and fabrication process have been investigated and realized. The new structure enables high thermal resistance and sensitivity in small sized pixels suitable for 2D thermal imaging. Post-processing of the sensors is conveniently done after standard CMOS processing without an additional mask using short dry processing. A 70 × 70 µm 2 pixel has been fabricated using the new design and process, showing a NEP of 0.36 nW Hz −1/2 and a response time of about 3 ms. Using a CMOS process with a smaller feature size and optimization of the sensor pixel will enable better performance of 2D arrays of high performance thermoelectric sensors.
